

CLAIMS

What is claimed is:

Sub
2 Cl

1. A system-on-a-chip integrated circuit structure comprising:
 - a bridge having a plurality of channels;
 - a processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus;
 - at least one logic device connected to said processor local bus;
 - a peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus;
 - at least one peripheral device connected to said peripheral device bus;
 - at least one memory unit connected to said bridge, wherein said bridge includes a third channel dedicated to said memory unit; and
 - at least one input/output unit connected to said bridge, wherein said bridge includes a fourth channel dedicated to said input/output unit.
2. The structure in claim 1, wherein each of said channels includes buffer memories adapted to store data when a previous data transfer is being performed.

006077-45480260

2
1
C
onid.

1 3. The structure in claim 2, wherein said buffer memories comprise first-in
first-out buffer memories.

2 4. The structure in claim 1, wherein each of said channels includes a multi-
port static random access memory (SRAM) adapted to store data when a previous
3 data transfer is being performed.

1 5. The structure in claim 1, wherein each of said channels includes a
2 multiplexor adapted to selectively connect to other channels.

1 6. The structure in claim 1, wherein said at least one memory unit comprises
2 a first-type memory unit and a second-type memory unit different than said first-
3 type memory unit, wherein said third channel is dedicated to said first-type
4 memory unit and said bridge includes a fifth channel dedicated to said second-
5 type memory unit.

1 7. The structure in claim 6, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

006077-46480260

1 8. The structure in claim 1, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes dedicated channels for each of said
4 peripheral interface, graphics interface, and serial bus interface.

1 9. The structure in claim 1, wherein said at least one peripheral device
2 includes one or more of a serial connection, network interface connection, and
3 programmable input/output connection each connected to said peripheral device
4 bus.

1 10. A system-on-a-chip integrated circuit structure comprising:
2 a bridge having a plurality of channels;
3 at least one bus connected to a unique dedicated channel in said bridge;
4 at least one memory unit connected to a unique dedicated channel in said
5 bridge; and
6 at least one input/output unit connected to a unique dedicated channel in
7 said bridge.

1 11. The structure in claim 10, wherein said at least one bus includes:
2 a processor local bus connected to said bridge, wherein said bridge
3 includes a first channel dedicated to said processor local bus; and

006077" 4680260

3 said first-type memory unit, wherein said bridge includes a first channel is
4 dedicated to said first-type memory unit and a second channel dedicated to said
5 second-type memory unit.

1
cont

17. The structure in claim 16, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

18. The structure in claim 10, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes unique dedicated channels for each of
4 said peripheral interface, graphics interface, and serial bus interface.

19. The structure in claim 11, wherein said at least one peripheral device
2 includes one or more of a serial connection, network interface connection, and
3 programmable input/output connection each connected to said peripheral device
4 bus.

20. A bridge for a system-on-a-chip (SoC) integrated circuit structure
2 comprising:
3 a plurality of dedicated channels each uniquely connected to one or more

09708494-110900

4
5
6
7
8

1
2
3
4
5
6
7
8

1
2

1
2

of:

- at least one bus within said SoC;
- at least one memory unit within said SoC;
- at least one input/output unit within said SoC; and
- at least one peripheral device within said SoC.

21. The structure in claim 20, wherein said at least one bus includes:
- a processor local bus connected to said bridge, wherein said bridge includes a first channel dedicated to said processor local bus; and
 - a peripheral device bus connected to said bridge, wherein said bridge includes a second channel dedicated to said peripheral device bus,
- wherein said SoC includes:
- at least one logic device connected to said processor local bus; and
 - at least one peripheral device connected to said peripheral device bus.
22. The structure in claim 20, wherein each of said channels includes buffer memories adapted to store data when a previous data transfer is being performed.
23. The structure in claim 22, wherein said buffer memories comprise first-in first-out buffer memories.

1 24. The structure in claim 20, wherein each of said channels includes a multi-
2 port static random access memory (SRAM) adapted to store data when a previous
3 data transfer is being performed.

1 25. The structure in claim 20, wherein each of said channels includes a
2 multiplexor adapted to selectively connect to other channels.

1 26. The structure in claim 20, wherein said at least one memory unit
2 comprises a first-type memory unit and a second-type memory unit different than
3 said first-type memory unit, wherein said bridge includes a first channel is
4 dedicated to said first-type memory unit and a second channel dedicated to said
5 second-type memory unit.

1 27. The structure in claim 26, wherein said first-type memory unit comprises
2 static random access memory (SRAM) and said second-type memory unit
3 comprises synchronous dynamic random access memory (SDRAM).

1 28. The structure in claim 20, wherein said at least one input/output unit
2 comprises one or more of a peripheral interface, graphics interface, and serial bus
3 interface, and wherein said bridge includes unique dedicated channels for each of
4 said peripheral interface, graphics interface, and serial bus interface.

21
Contd

29. The structure in claim 21, wherein said at least one peripheral device includes one or more of a serial connection, network interface connection, and programmable input/output connection each connected to said peripheral device bus.

005077-45480/50